

# MAERI: Enabling Flexible Dataflow Mapping over DNN Accelerators via Reconfigurable Interconnects

Hyoukjun Kwon, Ananda Samajdar, and Tushar Krishna  
Georgia Institute of Technology



In Proceedings of the 23rd ACM International conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS)

Scheduled Tutorial in ISCA 2018 (Jun 3, 2018)  
<http://synergy.ece.gatech.edu/tools/maeri>

## Spatial DNN Accelerators

### Benefits of Spatial DNN Accelerators

- High throughput with massive parallelism provided by spatially placed compute units (or, processing elements; PEs)
- Data reuse opportunities within PE array
- Direct communication among compute units without talking to memory
- Energy efficiency

### Challenges of Spatial DNN Accelerators

#### Sources of Underutilization Problem

- **DNN topology**
  - Various DNN layer types and dimensions
- **Mapping Inefficiencies**
  - Partitioning strategies (intra- or cross-layer, tiling)
  - Data density optimizations (sparsity, compression, etc.)
  - Data reuse strategies (weight- and output-stationary, etc.)
- **Interconnects (NoCs)**
  - Insufficient bandwidth
  - Inflexibility base on rigid interconnects




## Building Blocks of MAERI

Building Block	Description
(a) Adder Switch (AS)	The AS is an adder augmented with a tiny switch that enables us to map arbitrary adder trees over our non-blocking reduce network called ART. It also contains comparators for pooling operations.
(b) Multiplier Switch (MS)	The MS is a multiplier augmented with a tiny switch that is used for local data forwarding. It is used for CNNS for generating partial sums from weights and input activation values, and by RNNs for generating gate values, input activations, and previous output activations.
(c) Simple Switch (SS)	The SS provides 1:2 switching functionality in the distribute network's chubby tree nodes.
(d) Configurable Look-up Table (LT)	LUTs implement activation functions such as sigmoid or tanh. We load all the necessary functions for a neural network and change its target function in run time based on the configuration generated by MAERI.


- Separate multiplier/adder integrated with network switch

- Non-blocking Networks supporting efficient mapping

## Walk-through Examples



## MAERI Overview




### Features

- Fine-grained compute units
- Programmable interconnections
- CNN/RNN (LSTM) support

Enables high-utilization even with irregular dataflow (Sparse, inter-layer fusion, etc.)

## Augmented Reduction Tree (ART)




### Configuration Algorithm Examples

Identify the usage of each forwarding links by checking usage of subtrees


Forward link is used only if less than equal to half of subtrees of the parent node (ASE) of the node with forward link (ASA)

## Evaluations


### Area and Power (Accelerator)



### Area and Power (NoCs)



### Performance (throughput/latency)



- In average, MAERI provided 72.4% lower latency

## Conclusion

- Diverse DNN dimensions and optimizations (sparsity, fused layer, etc.) introduce irregular dataflow in DNN Accelerators
- Most of DNN accelerators contain rigid interconnections that involve mapping inefficiency with irregular dataflow
- MAERI provides reconfigurable interconnect with flexibility and sufficient bandwidth to support irregular dataflow
- MAERI provided 8-458% better compute unit utilization across multiple dataflow mappings that results in 72.4% lower latency in average